aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@sifive.com>2025-01-09 22:11:04 -0800
committerGitHub <noreply@github.com>2025-01-09 22:11:04 -0800
commit6829f30883fa7e71e3b7af022916003a82f0216d (patch)
treee0315c34eab3319eae139a3f2e8cb2b7a44f927f /llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
parenta4472c7dac7dc69ef6e76ad7f92a1865f199e046 (diff)
downloadllvm-6829f30883fa7e71e3b7af022916003a82f0216d.zip
llvm-6829f30883fa7e71e3b7af022916003a82f0216d.tar.gz
llvm-6829f30883fa7e71e3b7af022916003a82f0216d.tar.bz2
[RISCV] Add a default common assignment of Inst{6-2} to the RVInst16CI base class. NFC (#122377)
Many instructions assign all or a subset of Inst{6-2} to Imm{4-0}. Make this the default. Subsets of Inst{6-2} can be overridden as needed by derived classes/records which we already do with Inst{12} in a few places.
Diffstat (limited to 'llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp')
0 files changed, 0 insertions, 0 deletions