aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
diff options
context:
space:
mode:
authorDavid Green <david.green@arm.com>2025-09-11 16:56:25 +0100
committerGitHub <noreply@github.com>2025-09-11 16:56:25 +0100
commit3270d98641e29e25f7a34e42baf853c2816e25b0 (patch)
tree436cf856558d32f46ba0685a0bc2f9b93eddbdd7 /llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
parente1e65a4d91eaaadb00a7275b64bde7e70cb90a78 (diff)
downloadllvm-3270d98641e29e25f7a34e42baf853c2816e25b0.zip
llvm-3270d98641e29e25f7a34e42baf853c2816e25b0.tar.gz
llvm-3270d98641e29e25f7a34e42baf853c2816e25b0.tar.bz2
[AArch64] Verify OPERAND_SHIFT_MSL and OPERAND_IMPLICIT_IMM_0 (#157031)
This adds some basic verification for the new OPERAND_SHIFT_MSL and the existing OPERAND_IMPLICIT_IMM_0 immediate operand types, that should be 264/272 or 0 respectively.
Diffstat (limited to 'llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp')
0 files changed, 0 insertions, 0 deletions