aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2018-12-26 21:59:48 +0000
committerCraig Topper <craig.topper@intel.com>2018-12-26 21:59:48 +0000
commitc9a6000755b46ecee5199ae52c89a6b537f1520c (patch)
treeff5e9dae4c73fda7b796ad333953031bf2971d87 /llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp
parentc168c6f86f811327488b58f7e2cc9826801a0155 (diff)
downloadllvm-c9a6000755b46ecee5199ae52c89a6b537f1520c.zip
llvm-c9a6000755b46ecee5199ae52c89a6b537f1520c.tar.gz
llvm-c9a6000755b46ecee5199ae52c89a6b537f1520c.tar.bz2
[LoopIdiomRecognize] Add CTTZ support
Summary: Existing LIR recognizes CTLZ where shifting input variable right until it is zero. (Shift-Until-Zero idiom) This commit: 1. Augments Shift-Until-Zero idiom to recognize CTTZ where input variable is shifted left. 2. Prepare for BitScan idiom recognition. Patch by Yuanfang Chen (tabloid.adroit) Reviewers: craig.topper, evstupac Reviewed By: craig.topper Subscribers: llvm-commits Differential Revision: https://reviews.llvm.org/D55876 llvm-svn: 350074
Diffstat (limited to 'llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp')
0 files changed, 0 insertions, 0 deletions