diff options
author | YongKang Zhu <yongzhu@fb.com> | 2025-09-25 13:18:57 -0700 |
---|---|---|
committer | GitHub <noreply@github.com> | 2025-09-25 13:18:57 -0700 |
commit | 9e6fa3954006dd496440e4355c2ae75ea43cb80e (patch) | |
tree | c9a74c992161cab718e61cf7fce39ab303f11fc0 /llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp | |
parent | 185ae5cdc695248b58ae017508cc764c19bee5b7 (diff) | |
download | llvm-9e6fa3954006dd496440e4355c2ae75ea43cb80e.zip llvm-9e6fa3954006dd496440e4355c2ae75ea43cb80e.tar.gz llvm-9e6fa3954006dd496440e4355c2ae75ea43cb80e.tar.bz2 |
[BOLT][AArch64][instr] Consider targeting ARM64 CPUs without LSE support (#158738)
`stadd` is only available in recent arm64 CPUs that have LSE support
(like Cortex-A73 and Cortex-A75) and is not available on old arm64 CPUs
(like Cortex-A53 and Cortex-A55). Devices could have a mixture of these
two kinds of CPUs, for which we need to provide an option for BOLT to
generate instrumentation sequence that emulates what `stadd` would do.
The implementation puts counter increment into an injected helper function
so we don't need to update CFG in the function that is being instrumented
and instrumentation induced binary size increase will be smaller.
Diffstat (limited to 'llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp')
0 files changed, 0 insertions, 0 deletions