diff options
author | Reid Kleckner <reid@kleckner.net> | 2014-10-31 23:35:26 +0000 |
---|---|---|
committer | Reid Kleckner <reid@kleckner.net> | 2014-10-31 23:35:26 +0000 |
commit | 9abe268adb4da3ad21957b537dff146f69a98854 (patch) | |
tree | f1033fdf2b069a1cba3831c41155387fb51561b0 /llvm/lib/Target/R600/AMDGPUTargetMachine.cpp | |
parent | c311aba2474106673ad899b0e837fc6ec549d9a9 (diff) | |
download | llvm-9abe268adb4da3ad21957b537dff146f69a98854.zip llvm-9abe268adb4da3ad21957b537dff146f69a98854.tar.gz llvm-9abe268adb4da3ad21957b537dff146f69a98854.tar.bz2 |
Revert "R600: Make sure to inline all internal functions"
This reverts commit r220996.
It introduced layering violations causing link errors in many
configurations.
llvm-svn: 221020
Diffstat (limited to 'llvm/lib/Target/R600/AMDGPUTargetMachine.cpp')
-rw-r--r-- | llvm/lib/Target/R600/AMDGPUTargetMachine.cpp | 14 |
1 files changed, 0 insertions, 14 deletions
diff --git a/llvm/lib/Target/R600/AMDGPUTargetMachine.cpp b/llvm/lib/Target/R600/AMDGPUTargetMachine.cpp index ca4d0ca..1b4fe83 100644 --- a/llvm/lib/Target/R600/AMDGPUTargetMachine.cpp +++ b/llvm/lib/Target/R600/AMDGPUTargetMachine.cpp @@ -80,7 +80,6 @@ public: return nullptr; } - void addIRPasses() override; void addCodeGenPrepare() override; bool addPreISel() override; bool addInstSelector() override; @@ -107,19 +106,6 @@ void AMDGPUTargetMachine::addAnalysisPasses(PassManagerBase &PM) { PM.add(createAMDGPUTargetTransformInfoPass(this)); } -void AMDGPUPassConfig::addIRPasses() { - // Function calls are not supported, so make sure we inline everything. - addPass(createAMDGPUAlwaysInlinePass()); - addPass(createAlwaysInlinerPass()); - // We need to add the barrier noop pass, otherwise adding the function - // inlining pass will cause all of the PassConfigs passes to be run - // one function at a time, which means if we have a nodule with two - // functions, then we will generate code for the first function - // without ever running any passes on the second. - addPass(createBarrierNoopPass()); - TargetPassConfig::addIRPasses(); -} - void AMDGPUPassConfig::addCodeGenPrepare() { const AMDGPUSubtarget &ST = TM->getSubtarget<AMDGPUSubtarget>(); if (ST.isPromoteAllocaEnabled()) { |