aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp
diff options
context:
space:
mode:
authorMatt Arsenault <Matthew.Arsenault@amd.com>2016-01-26 04:29:24 +0000
committerMatt Arsenault <Matthew.Arsenault@amd.com>2016-01-26 04:29:24 +0000
commit9a10cea7fb399ec05da5ba301b9bb7e123df543d (patch)
tree9c099c01c9b431048c0f512f188072961f91174e /llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp
parentcee02ccc1df62d914b695f726544429b4b5356bc (diff)
downloadllvm-9a10cea7fb399ec05da5ba301b9bb7e123df543d.zip
llvm-9a10cea7fb399ec05da5ba301b9bb7e123df543d.tar.gz
llvm-9a10cea7fb399ec05da5ba301b9bb7e123df543d.tar.bz2
AMDGPU: Implement read_register and write_register intrinsics
Some of the special intrinsics now that now correspond to a instruction also have special setting of some registers, e.g. llvm.SI.sendmsg sets m0 as well as use s_sendmsg. Using these explicit register intrinsics may be a better option. Reading the exec mask and others may be useful for debugging. For this I'm not sure this is entirely correct because we would want this to be convergent, although it's possible this is already treated sufficently conservatively. llvm-svn: 258785
Diffstat (limited to 'llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp')
0 files changed, 0 insertions, 0 deletions