diff options
author | Sanjay Patel <spatel@rotateright.com> | 2017-08-06 16:27:07 +0000 |
---|---|---|
committer | Sanjay Patel <spatel@rotateright.com> | 2017-08-06 16:27:07 +0000 |
commit | a923c2ee95a4b3b6d43a850789ba56c6aa249b3c (patch) | |
tree | be69b92b4063e1ba19c60cf82a2611f084c21a2f /llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp | |
parent | a9b5bbac789a69322ec62011bcb8e8462a097e59 (diff) | |
download | llvm-a923c2ee95a4b3b6d43a850789ba56c6aa249b3c.zip llvm-a923c2ee95a4b3b6d43a850789ba56c6aa249b3c.tar.gz llvm-a923c2ee95a4b3b6d43a850789ba56c6aa249b3c.tar.bz2 |
[x86] use more shift or LEA for select-of-constants
We can convert any select-of-constants to math ops:
http://rise4fun.com/Alive/d7d
For this patch, I'm enhancing an existing x86 transform that uses fake multiplies
(they always become shl/lea) to avoid cmov or branching. The current code misses
cases where we have a negative constant and a positive constant, so this is just
trying to plug that hole.
The DAGCombiner diff prevents us from hitting a terrible inefficiency: we can start
with a select in IR, create a select DAG node, convert it into a sext, convert it
back into a select, and then lower it to sext machine code.
Some notes about the test diffs:
1. 2010-08-04-MaskedSignedCompare.ll - We were creating control flow that didn't exist in the IR.
2. memcmp.ll - Choose -1 or 1 is the case that got me looking at this again. I
think we could avoid the push/pop in some cases if we used 'movzbl %al' instead of an xor on
a different reg? That's a post-DAG problem though.
3. mul-constant-result.ll - The trade-off between sbb+not vs. setne+neg could be addressed if
that's a regression, but I think those would always be nearly equivalent.
4. pr22338.ll and sext-i1.ll - These tests have undef operands, so I don't think we actually care about these diffs.
5. sbb.ll - This shows a win for what I think is a common case: choose -1 or 0.
6. select.ll - There's another borderline case here: cmp+sbb+or vs. test+set+lea? Also, sbb+not vs. setae+neg shows up again.
7. select_const.ll - These are motivating cases for the enhancement; replace cmov with cheaper ops.
Assembly differences between movzbl and xor to avoid a partial reg stall are caused later by the X86 Fixup SetCC pass.
Differential Revision: https://reviews.llvm.org/D35340
llvm-svn: 310208
Diffstat (limited to 'llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp')
0 files changed, 0 insertions, 0 deletions