aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Support/ThreadPool.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2017-11-25 07:20:21 +0000
committerCraig Topper <craig.topper@intel.com>2017-11-25 07:20:21 +0000
commit5b85df8605417cdde6e7f27a4f74fac0736c92c5 (patch)
tree3102d1d1c35f0701e4fdaba6359d8f5a333500e0 /llvm/lib/Support/ThreadPool.cpp
parent03106bb40ed708a5d8f69d0c890575e15ffad53e (diff)
downloadllvm-5b85df8605417cdde6e7f27a4f74fac0736c92c5.zip
llvm-5b85df8605417cdde6e7f27a4f74fac0736c92c5.tar.gz
llvm-5b85df8605417cdde6e7f27a4f74fac0736c92c5.tar.bz2
[X86] Add some early DAG combines to turn v4i32 AND/OR/XOR into FAND/FOR/FXOR whe only SSE1 is available.
v4i32 isn't a legal type with sse1 only and would end up getting scalarized otherwise. This isn't completely ideal as it doesn't handle cases like v8i32 that would get split to v4i32. But it at least helps with code written using the clang intrinsic header. llvm-svn: 318967
Diffstat (limited to 'llvm/lib/Support/ThreadPool.cpp')
0 files changed, 0 insertions, 0 deletions