aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Object/SymbolicFile.cpp
diff options
context:
space:
mode:
authorSimon Dardis <simon.dardis@mips.com>2018-03-07 11:39:48 +0000
committerSimon Dardis <simon.dardis@mips.com>2018-03-07 11:39:48 +0000
commit52ae4f078e0c14e51ef4e7f8734b935c8a7aebd2 (patch)
treefe8f1d300ba8a2ff5c6d80f9ead2e3f448ef068b /llvm/lib/Object/SymbolicFile.cpp
parentba900ab93d8542f83e74ab4986d089b7704acc8d (diff)
downloadllvm-52ae4f078e0c14e51ef4e7f8734b935c8a7aebd2.zip
llvm-52ae4f078e0c14e51ef4e7f8734b935c8a7aebd2.tar.gz
llvm-52ae4f078e0c14e51ef4e7f8734b935c8a7aebd2.tar.bz2
[mips] Correct the definition of m(f|t)c(0|2)
These instructions are defined as taking a GPR register and a coprocessor register for ISAs up to MIPS32. MIPS32 extended the definition to allow a selector--a value from 0 to 32--to access another register. These instructions are now internally defined as being MIPS-I instructions, but are rejected for pre-MIPS32 ISA's if they have an explicit selector which is non-zero. This deviates slightly from GAS's behaviour which rejects assembly instructions with an explicit selector for pre-MIPS32 ISAs. E.g: mfc0 $4, $5, 0 is rejected by GAS for MIPS-I to MIPS-V but will be accepted with this patch for MIPS-I to MIPS-V. Reviewers: atanasyan Differential Revision: https://reviews.llvm.org/D41662 llvm-svn: 326890
Diffstat (limited to 'llvm/lib/Object/SymbolicFile.cpp')
0 files changed, 0 insertions, 0 deletions