aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2011-07-29 23:36:21 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2011-07-29 23:36:21 +0000
commit95cc5440e9aeffd6f58b9f60817447a016d926f1 (patch)
tree909a24794b6aea51c5a2828839c0c0c9c2c6df91 /llvm/lib/CodeGen
parent8324378195dd6cddad509b72e3c5ea155b4d9ec3 (diff)
downloadllvm-95cc5440e9aeffd6f58b9f60817447a016d926f1.zip
llvm-95cc5440e9aeffd6f58b9f60817447a016d926f1.tar.gz
llvm-95cc5440e9aeffd6f58b9f60817447a016d926f1.tar.bz2
Don't check liveness of unallocatable registers.
This includes registers like EFLAGS and ST0-ST7. We don't check for liveness issues in the verifier and scavenger because registers will never be allocated from these classes. While in SSA form, we do care about the liveness of unallocatable unreserved registers. Liveness of EFLAGS and ST0 neds to be correct for MachineDCE and MachineSinking. llvm-svn: 136541
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/MachineVerifier.cpp11
-rw-r--r--llvm/lib/CodeGen/RegisterScavenging.cpp4
2 files changed, 11 insertions, 4 deletions
diff --git a/llvm/lib/CodeGen/MachineVerifier.cpp b/llvm/lib/CodeGen/MachineVerifier.cpp
index 8541d18..f798c13 100644
--- a/llvm/lib/CodeGen/MachineVerifier.cpp
+++ b/llvm/lib/CodeGen/MachineVerifier.cpp
@@ -664,8 +664,15 @@ MachineVerifier::visitMachineOperand(const MachineOperand *MO, unsigned MONum) {
// Use of a dead register.
if (!regsLive.count(Reg)) {
if (TargetRegisterInfo::isPhysicalRegister(Reg)) {
- // Reserved registers may be used even when 'dead'.
- if (!isReserved(Reg))
+ // Reserved registers may be used even when 'dead', but allocatable
+ // registers can't.
+ // We track the liveness of unreserved, unallocatable registers while
+ // the machine function is still in SSA form. That lets us check for
+ // bad EFLAGS uses. After register allocation, the unallocatable
+ // registers are probably quite wrong. For example, the x87 ST0-ST7
+ // registers don't track liveness at all.
+ if (!isReserved(Reg) &&
+ (MRI->isSSA() || TRI->isInAllocatableClass(Reg)))
report("Using an undefined physical register", MO, MONum);
} else {
BBInfo &MInfo = MBBInfoMap[MI->getParent()];
diff --git a/llvm/lib/CodeGen/RegisterScavenging.cpp b/llvm/lib/CodeGen/RegisterScavenging.cpp
index 9e9a145..4fc711e 100644
--- a/llvm/lib/CodeGen/RegisterScavenging.cpp
+++ b/llvm/lib/CodeGen/RegisterScavenging.cpp
@@ -157,7 +157,7 @@ void RegScavenger::forward() {
if (!MO.isReg())
continue;
unsigned Reg = MO.getReg();
- if (!Reg || isReserved(Reg))
+ if (!Reg || isReserved(Reg) || !TRI->isInAllocatableClass(Reg))
continue;
if (MO.isUse()) {
@@ -184,7 +184,7 @@ void RegScavenger::forward() {
if (!MO.isReg())
continue;
unsigned Reg = MO.getReg();
- if (!Reg || isReserved(Reg))
+ if (!Reg || isReserved(Reg) || !TRI->isInAllocatableClass(Reg))
continue;
if (MO.isUse()) {
if (MO.isUndef())