aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp
diff options
context:
space:
mode:
authorAlan Li <me@alanli.org>2025-01-29 12:28:28 +0800
committerGitHub <noreply@github.com>2025-01-29 12:28:28 +0800
commitcdced8e5bc422a28b42d1bdfb74629cc720a4dfe (patch)
tree435b46b4e8bcdbc48957b6c83dce2d3d8e01ae33 /llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp
parent4c7aa6f983685e93ebb8ad0cc41247bca0d6db9b (diff)
downloadllvm-cdced8e5bc422a28b42d1bdfb74629cc720a4dfe.zip
llvm-cdced8e5bc422a28b42d1bdfb74629cc720a4dfe.tar.gz
llvm-cdced8e5bc422a28b42d1bdfb74629cc720a4dfe.tar.bz2
[MLIR] Implement emulation of static indexing subbyte type vector stores (#115922)
This patch enables unaligned, statically indexed storing of vectors with sub emulation width element types. To illustrate the mechanism, consider the example of storing vector<7xi2> into memref<3x7xi2>[1, 0]. In this case the linearized indices of those bits being overwritten are [14, 28), which are: * the last 2 bits of byte no.2 * byte no.3 * first 4 bits of byte no.4 Because memory accesses are in bytes, byte no.2 and no.4 in the above example are only being modified partially. In the case of multi-threading scenario, in order to avoid data contention, these two bytes must be handled atomically.
Diffstat (limited to 'llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp')
0 files changed, 0 insertions, 0 deletions