aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/TargetLoweringBase.cpp
diff options
context:
space:
mode:
authorDominik Montada <dominik.montada@arm.com>2024-09-24 14:21:45 +0200
committerGitHub <noreply@github.com>2024-09-24 14:21:45 +0200
commit8ba334bc4ad1e20c8201b85ed0a3e3b87bc47fe1 (patch)
tree9b8bb6308e59a08af1634367d7cdf5a1cbb4ce07 /llvm/lib/CodeGen/TargetLoweringBase.cpp
parent3e3780ef6ab5902cd1763e28bb143e47091bd23a (diff)
downloadllvm-8ba334bc4ad1e20c8201b85ed0a3e3b87bc47fe1.zip
llvm-8ba334bc4ad1e20c8201b85ed0a3e3b87bc47fe1.tar.gz
llvm-8ba334bc4ad1e20c8201b85ed0a3e3b87bc47fe1.tar.bz2
[MIR] Allow overriding isSSA, noPhis, noVRegs in MIR input (#108546)
Allow setting the computed properties IsSSA, NoPHIs, NoVRegs for MIR functions in MIR input. The default value is still the computed value. If the property is set to false, the computed result is ignored. Conflicting values (e.g. setting IsSSA where the input MIR is clearly not SSA) lead to an error. Closes #37787
Diffstat (limited to 'llvm/lib/CodeGen/TargetLoweringBase.cpp')
0 files changed, 0 insertions, 0 deletions