diff options
| author | Brox Chen <guochen2@amd.com> | 2025-02-27 11:00:01 -0500 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2025-02-27 11:00:01 -0500 |
| commit | 8635b8eb5178cbd3662fdcb9b4f0879aa633a002 (patch) | |
| tree | 901ea99f4b91cf80b0db9c457a9c09c65342fab2 /llvm/lib/CodeGen/StackProtector.cpp | |
| parent | 1357279df9d255ac60cec0dd755349a12083c8b0 (diff) | |
| download | llvm-8635b8eb5178cbd3662fdcb9b4f0879aa633a002.zip llvm-8635b8eb5178cbd3662fdcb9b4f0879aa633a002.tar.gz llvm-8635b8eb5178cbd3662fdcb9b4f0879aa633a002.tar.bz2 | |
[AMDGPU][True16][MC] true16 for v_alignbit_b32 (#119409)
Support true16 format for v_alignbit_b32 in MC.
Since we are replacing `v_alignbit_b32` to
`v_alignbit_b32_t16/v_alignbit_b32_fake16` in Post-GFX11, have to update
the CodeGen pattern for `v_alignbit_b32_fake16` to get CodeGen test
passing. There is no pattern modified/created, but just replacing the
`v_alignbit_b32` with fake16 format.
Some of the true16 CodeGen test are impacted since `v_alignbit_b32`
selection are removed in Post-GFX11 while `v_alignbit_b32_t16` are not
yet supported. The CodeGen patch for `v_alignbit_b32_t16` will be done
in the following patch.
Diffstat (limited to 'llvm/lib/CodeGen/StackProtector.cpp')
0 files changed, 0 insertions, 0 deletions