diff options
| author | Stanislav Mekhanoshin <Stanislav.Mekhanoshin@amd.com> | 2020-10-23 11:06:18 -0700 |
|---|---|---|
| committer | Stanislav Mekhanoshin <Stanislav.Mekhanoshin@amd.com> | 2020-10-23 11:33:34 -0700 |
| commit | 2e64ad94948763a4f9a289265dbce4ce1d22591b (patch) | |
| tree | b45888f5a59f18638a1e11cae0e34673c1f73207 /llvm/lib/CodeGen/StackProtector.cpp | |
| parent | 1602c6fd9294494aaa7461e258602d486166b303 (diff) | |
| download | llvm-2e64ad94948763a4f9a289265dbce4ce1d22591b.zip llvm-2e64ad94948763a4f9a289265dbce4ce1d22591b.tar.gz llvm-2e64ad94948763a4f9a289265dbce4ce1d22591b.tar.bz2 | |
[AMDGPU] Fixed isLegalRegOperand() with physregs
This does not change anything at the moment, but needed for
D89170. In that change I am probing a physical SGPR to see if
it is legal. RC is SReg_32, but DRC for scratch instructions
is SReg_32_XEXEC_HI and test fails.
That is sufficient just to check if DRC contains a register
here in case of physreg. Physregs also do not use subregs
so the subreg handling below is irrelevant for these.
Differential Revision: https://reviews.llvm.org/D90064
Diffstat (limited to 'llvm/lib/CodeGen/StackProtector.cpp')
0 files changed, 0 insertions, 0 deletions