diff options
author | Wei Mi <wmi@google.com> | 2016-04-04 17:45:03 +0000 |
---|---|---|
committer | Wei Mi <wmi@google.com> | 2016-04-04 17:45:03 +0000 |
commit | fb5252cac1bd1feb22e8b30950f3b1c36e01bb44 (patch) | |
tree | 8e1f45d1ace28413bf00a4889e694ab89d84f3fe /llvm/lib/CodeGen/RegAllocBasic.cpp | |
parent | d575edb7801163ada155cebe601bb32eff8401cf (diff) | |
download | llvm-fb5252cac1bd1feb22e8b30950f3b1c36e01bb44.zip llvm-fb5252cac1bd1feb22e8b30950f3b1c36e01bb44.tar.gz llvm-fb5252cac1bd1feb22e8b30950f3b1c36e01bb44.tar.bz2 |
Revert r265309 and r265312 because they caused some errors I need to investigate.
llvm-svn: 265317
Diffstat (limited to 'llvm/lib/CodeGen/RegAllocBasic.cpp')
-rw-r--r-- | llvm/lib/CodeGen/RegAllocBasic.cpp | 5 |
1 files changed, 2 insertions, 3 deletions
diff --git a/llvm/lib/CodeGen/RegAllocBasic.cpp b/llvm/lib/CodeGen/RegAllocBasic.cpp index 11dfda6..cfe367d 100644 --- a/llvm/lib/CodeGen/RegAllocBasic.cpp +++ b/llvm/lib/CodeGen/RegAllocBasic.cpp @@ -199,7 +199,7 @@ bool RABasic::spillInterferences(LiveInterval &VirtReg, unsigned PhysReg, Matrix->unassign(Spill); // Spill the extracted interval. - LiveRangeEdit LRE(&Spill, SplitVRegs, *MF, *LIS, VRM, nullptr, &DeadRemats); + LiveRangeEdit LRE(&Spill, SplitVRegs, *MF, *LIS, VRM); spiller().spill(LRE); } return true; @@ -258,7 +258,7 @@ unsigned RABasic::selectOrSplit(LiveInterval &VirtReg, DEBUG(dbgs() << "spilling: " << VirtReg << '\n'); if (!VirtReg.isSpillable()) return ~0u; - LiveRangeEdit LRE(&VirtReg, SplitVRegs, *MF, *LIS, VRM, nullptr, &DeadRemats); + LiveRangeEdit LRE(&VirtReg, SplitVRegs, *MF, *LIS, VRM); spiller().spill(LRE); // The live virtual register requesting allocation was spilled, so tell @@ -283,7 +283,6 @@ bool RABasic::runOnMachineFunction(MachineFunction &mf) { SpillerInstance.reset(createInlineSpiller(*this, *MF, *VRM)); allocatePhysRegs(); - postOptimization(); // Diagnostic output before rewriting DEBUG(dbgs() << "Post alloc VirtRegMap:\n" << *VRM << "\n"); |