diff options
| author | Matt Arsenault <Matthew.Arsenault@amd.com> | 2020-10-23 15:45:43 -0400 |
|---|---|---|
| committer | Matt Arsenault <Matthew.Arsenault@amd.com> | 2020-10-28 12:02:16 -0400 |
| commit | b9c21d43bb0c9e1a6d51f624f4369c717516a459 (patch) | |
| tree | ed686f3d24e056724bcf313093147af738a79e37 /llvm/lib/CodeGen/RegAllocBasic.cpp | |
| parent | 09c73456837a76a8496edf42732f6e47b35a2bb5 (diff) | |
| download | llvm-b9c21d43bb0c9e1a6d51f624f4369c717516a459.zip llvm-b9c21d43bb0c9e1a6d51f624f4369c717516a459.tar.gz llvm-b9c21d43bb0c9e1a6d51f624f4369c717516a459.tar.bz2 | |
RegAlloc: Clear isSSA
The MIR parser may infer SSA, so -run-pass=regallocgreedy would hit a
verifier error after multiple vreg defs are added.
Diffstat (limited to 'llvm/lib/CodeGen/RegAllocBasic.cpp')
| -rw-r--r-- | llvm/lib/CodeGen/RegAllocBasic.cpp | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/RegAllocBasic.cpp b/llvm/lib/CodeGen/RegAllocBasic.cpp index 58e1e36..1b748b8 100644 --- a/llvm/lib/CodeGen/RegAllocBasic.cpp +++ b/llvm/lib/CodeGen/RegAllocBasic.cpp @@ -111,6 +111,11 @@ public: MachineFunctionProperties::Property::NoPHIs); } + MachineFunctionProperties getClearedProperties() const override { + return MachineFunctionProperties().set( + MachineFunctionProperties::Property::IsSSA); + } + // Helper for spilling all live virtual registers currently unified under preg // that interfere with the most recently queried lvr. Return true if spilling // was successful, and append any new spilled/split intervals to splitLVRs. |