aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/PrologEpilogInserter.cpp
diff options
context:
space:
mode:
authorBrandon Wu <brandon.wu@sifive.com>2024-03-27 23:22:01 +0800
committerGitHub <noreply@github.com>2024-03-27 23:22:01 +0800
commit13b653ab112736b92cd7f8ef249ced2b148ee7f4 (patch)
tree7c022feeb4ebddf0692d4ebc2f0941c277b80d16 /llvm/lib/CodeGen/PrologEpilogInserter.cpp
parent58de1e2c5eee548a9b365e3b1554d87317072ad9 (diff)
downloadllvm-13b653ab112736b92cd7f8ef249ced2b148ee7f4.zip
llvm-13b653ab112736b92cd7f8ef249ced2b148ee7f4.tar.gz
llvm-13b653ab112736b92cd7f8ef249ced2b148ee7f4.tar.bz2
[clang][RISCV] Enable RVV with function attribute __attribute__((target("arch=+v"))) (#83674)
It is currently not possible to use "RVV type" and "RVV intrinsics" if the "zve32x" is not enabled globally. However in some cases we may want to use them only in some functions, for instance: ``` #include <riscv_vector.h> __attribute__((target("+zve32x"))) vint32m1_t rvv_add(vint32m1_t v1, vint32m1_t v2, size_t vl) { return __riscv_vadd(v1, v2, vl); } int other_add(int i1, int i2) { return i1 + i2; } ``` , it is supposed to be compilable even the vector is not specified, e.g. `clang -target riscv64 -march=rv64gc -S test.c`.
Diffstat (limited to 'llvm/lib/CodeGen/PrologEpilogInserter.cpp')
0 files changed, 0 insertions, 0 deletions