diff options
author | Kazu Hirata <kazu@google.com> | 2024-07-10 16:10:48 +0900 |
---|---|---|
committer | GitHub <noreply@github.com> | 2024-07-10 16:10:48 +0900 |
commit | ef9aba2a2f01fce463622397f7c43860897ab796 (patch) | |
tree | c2898dfd124402cedfccb9756cb4eda845445bd0 /llvm/lib/CodeGen/MachineInstr.cpp | |
parent | b2ac7f52fa95ccc478a478910ccd42730e8ea845 (diff) | |
download | llvm-ef9aba2a2f01fce463622397f7c43860897ab796.zip llvm-ef9aba2a2f01fce463622397f7c43860897ab796.tar.gz llvm-ef9aba2a2f01fce463622397f7c43860897ab796.tar.bz2 |
[CodeGen] Use range-based for loops (NFC) (#98104)
Diffstat (limited to 'llvm/lib/CodeGen/MachineInstr.cpp')
-rw-r--r-- | llvm/lib/CodeGen/MachineInstr.cpp | 3 |
1 files changed, 1 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/MachineInstr.cpp b/llvm/lib/CodeGen/MachineInstr.cpp index f0de2ca..2b083e1 100644 --- a/llvm/lib/CodeGen/MachineInstr.cpp +++ b/llvm/lib/CodeGen/MachineInstr.cpp @@ -1041,8 +1041,7 @@ unsigned MachineInstr::getBundleSize() const { /// Returns true if the MachineInstr has an implicit-use operand of exactly /// the given register (not considering sub/super-registers). bool MachineInstr::hasRegisterImplicitUseOperand(Register Reg) const { - for (unsigned i = 0, e = getNumOperands(); i != e; ++i) { - const MachineOperand &MO = getOperand(i); + for (const MachineOperand &MO : operands()) { if (MO.isReg() && MO.isUse() && MO.isImplicit() && MO.getReg() == Reg) return true; } |