aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/MachineInstr.cpp
diff options
context:
space:
mode:
authorEvgenii Kudriashov <evgenii.kudriashov@intel.com>2024-03-23 15:12:44 +0300
committerGitHub <noreply@github.com>2024-03-23 13:12:44 +0100
commitd365a45cb3eaa640b09874fb7984a6a69683c773 (patch)
treeb514cf1e04a42fca549563916d87bcd6ff95c270 /llvm/lib/CodeGen/MachineInstr.cpp
parentd7c672834ec863b458af8ca493157e1e31aaf480 (diff)
downloadllvm-d365a45cb3eaa640b09874fb7984a6a69683c773.zip
llvm-d365a45cb3eaa640b09874fb7984a6a69683c773.tar.gz
llvm-d365a45cb3eaa640b09874fb7984a6a69683c773.tar.bz2
[GlobalISel] Introduce G_TRAP, G_DEBUGTRAP, G_UBSANTRAP (#84941)
Here we introduce three new GMIR instructions to cover a set of trap intrinsics. The idea behind it is that generic intrinsics shouldn't be used with G_INTRINSIC opcode. These new instructions can match perfectly with existing trap ISD nodes. It allows X86, AArch64, RISCV and Mips to reuse SelectionDAG patterns for selection and avoid manual selection. However AMDGPU is an exception. It selects traps during legalization regardless SelectionDAG or GlobalISel. Since there are not many places where traps are used, this change attempts to clean up all the usages of G_INTRINSIC with trap intrinsics. So, there is no stage when both G_TRAP and G_INTRINSIC_W_SIDE_EFFECTS(@llvm.trap) are allowed.
Diffstat (limited to 'llvm/lib/CodeGen/MachineInstr.cpp')
0 files changed, 0 insertions, 0 deletions