diff options
| author | Ehsan Amiri <amehsan@ca.ibm.com> | 2016-12-19 13:35:45 +0000 |
|---|---|---|
| committer | Ehsan Amiri <amehsan@ca.ibm.com> | 2016-12-19 13:35:45 +0000 |
| commit | 6c17bb0eb7a1d70a1e2c740a3508c4b295c7deef (patch) | |
| tree | 413a4fdfd35fe4bbf4d508b9e79296cc723921cd /llvm/lib/CodeGen/MachineInstr.cpp | |
| parent | c0eb9963180ef33debbd4f0a0e752eb8187a80c5 (diff) | |
| download | llvm-6c17bb0eb7a1d70a1e2c740a3508c4b295c7deef.zip llvm-6c17bb0eb7a1d70a1e2c740a3508c4b295c7deef.tar.gz llvm-6c17bb0eb7a1d70a1e2c740a3508c4b295c7deef.tar.bz2 | |
[Power9] Processor Model for Scheduling
PWR9 processor model for instruction scheduling. A subsequent patch will migrate
PWR9 to Post RA MIScheduler.
https://reviews.llvm.org/D24525
llvm-svn: 290102
Diffstat (limited to 'llvm/lib/CodeGen/MachineInstr.cpp')
0 files changed, 0 insertions, 0 deletions