aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/MachineInstr.cpp
diff options
context:
space:
mode:
authorKazu Hirata <kazu@google.com>2024-08-26 07:22:17 -0700
committerGitHub <noreply@github.com>2024-08-26 07:22:17 -0700
commit399d7cce3731096ff20ee6bdb505e18dab468915 (patch)
tree309c893ab6d5b38390e2b57133e741074dba9401 /llvm/lib/CodeGen/MachineInstr.cpp
parent11ba2eee59c6c7269b2dae27247048f828143274 (diff)
downloadllvm-399d7cce3731096ff20ee6bdb505e18dab468915.zip
llvm-399d7cce3731096ff20ee6bdb505e18dab468915.tar.gz
llvm-399d7cce3731096ff20ee6bdb505e18dab468915.tar.bz2
[CodeGen] Use MachineInstr::all_defs (NFC) (#106017)
Diffstat (limited to 'llvm/lib/CodeGen/MachineInstr.cpp')
-rw-r--r--llvm/lib/CodeGen/MachineInstr.cpp21
1 files changed, 8 insertions, 13 deletions
diff --git a/llvm/lib/CodeGen/MachineInstr.cpp b/llvm/lib/CodeGen/MachineInstr.cpp
index 0f2acdb..f21910e 100644
--- a/llvm/lib/CodeGen/MachineInstr.cpp
+++ b/llvm/lib/CodeGen/MachineInstr.cpp
@@ -2125,19 +2125,15 @@ bool MachineInstr::addRegisterDead(Register Reg,
}
void MachineInstr::clearRegisterDeads(Register Reg) {
- for (MachineOperand &MO : operands()) {
- if (!MO.isReg() || !MO.isDef() || MO.getReg() != Reg)
- continue;
- MO.setIsDead(false);
- }
+ for (MachineOperand &MO : all_defs())
+ if (MO.getReg() == Reg)
+ MO.setIsDead(false);
}
void MachineInstr::setRegisterDefReadUndef(Register Reg, bool IsUndef) {
- for (MachineOperand &MO : operands()) {
- if (!MO.isReg() || !MO.isDef() || MO.getReg() != Reg || MO.getSubReg() == 0)
- continue;
- MO.setIsUndef(IsUndef);
- }
+ for (MachineOperand &MO : all_defs())
+ if (MO.getReg() == Reg && MO.getSubReg() != 0)
+ MO.setIsUndef(IsUndef);
}
void MachineInstr::addRegisterDefined(Register Reg,
@@ -2147,9 +2143,8 @@ void MachineInstr::addRegisterDefined(Register Reg,
if (MO)
return;
} else {
- for (const MachineOperand &MO : operands()) {
- if (MO.isReg() && MO.getReg() == Reg && MO.isDef() &&
- MO.getSubReg() == 0)
+ for (const MachineOperand &MO : all_defs()) {
+ if (MO.getReg() == Reg && MO.getSubReg() == 0)
return;
}
}