diff options
| author | Florian Hahn <flo@fhahn.com> | 2023-04-17 09:30:25 +0100 |
|---|---|---|
| committer | Florian Hahn <flo@fhahn.com> | 2023-04-17 09:30:25 +0100 |
| commit | 83ab5708d1d00f4ec2541e960bff3b5c68001c9e (patch) | |
| tree | 3072ae16acdb7e2db7116f8813f03077baadec50 /llvm/lib/CodeGen/MachineCSE.cpp | |
| parent | 721ecc9d413c1043c28924bcec700b4dd46ca2f4 (diff) | |
| download | llvm-83ab5708d1d00f4ec2541e960bff3b5c68001c9e.zip llvm-83ab5708d1d00f4ec2541e960bff3b5c68001c9e.tar.gz llvm-83ab5708d1d00f4ec2541e960bff3b5c68001c9e.tar.bz2 | |
[LV] Don't sink scalar instructions that may read from memory.
The current sinking code doesn't prevent us from sinking a load past an
aliasing store. Skip sinking instructions that may read from memory to
avoid a mis-compile.
See @minimal_bit_widths_with_aliasing_store for an example where 2 loads
are sunk past aliasing stores before this fix.
Reviewed By: Ayal
Differential Revision: https://reviews.llvm.org/D147259
Diffstat (limited to 'llvm/lib/CodeGen/MachineCSE.cpp')
0 files changed, 0 insertions, 0 deletions