aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/MachineBasicBlock.cpp
diff options
context:
space:
mode:
authorMichael Maitland <michaeltmaitland@gmail.com>2023-11-07 06:25:13 -0800
committerMichael Maitland <michaeltmaitland@gmail.com>2023-11-15 15:08:29 -0800
commitdbd884cd3da720b0adbd52142f1426745ab9d181 (patch)
treecc53124b38589db581b4d0976870a30ea69b00fa /llvm/lib/CodeGen/MachineBasicBlock.cpp
parentf219e03f3c9bea4220925838c3d57d5a993d4d7a (diff)
downloadllvm-dbd884cd3da720b0adbd52142f1426745ab9d181.zip
llvm-dbd884cd3da720b0adbd52142f1426745ab9d181.tar.gz
llvm-dbd884cd3da720b0adbd52142f1426745ab9d181.tar.bz2
[RISCV][GISEL] Add vector RegisterBanks and vector support in getRegBankFromRegClass
Vector Register banks are created for the various register vector register groupings. getRegBankFromRegClass is implemented to go from vector TargetRegisterClass to the corresponding vector RegisterBank.
Diffstat (limited to 'llvm/lib/CodeGen/MachineBasicBlock.cpp')
0 files changed, 0 insertions, 0 deletions