aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/MachineBasicBlock.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@sifive.com>2023-11-15 14:28:58 -0800
committerGitHub <noreply@github.com>2023-11-15 14:28:58 -0800
commit0b8379bff752c02d6cf0c0458085025c24d70118 (patch)
tree10944d563062ba2bee462bee0ad29dff99d4fbe5 /llvm/lib/CodeGen/MachineBasicBlock.cpp
parentb04664be6f484551ba34e5e34c511e77d5af709a (diff)
downloadllvm-0b8379bff752c02d6cf0c0458085025c24d70118.zip
llvm-0b8379bff752c02d6cf0c0458085025c24d70118.tar.gz
llvm-0b8379bff752c02d6cf0c0458085025c24d70118.tar.bz2
[RISCV][GISel] Sink getOperandsMapping call out of the switch in getInstrMapping. (#72326)
Use a SmallVector of `ValueMapping *` that we populate in the switch for each register operand. The entry in the SmallVector defaults to nullptr for each operand so we don't need to write explicit `nullptr` in the cases. After this we can generically fill in GPR for registers as a default case and remove some opcodes from the switch.
Diffstat (limited to 'llvm/lib/CodeGen/MachineBasicBlock.cpp')
0 files changed, 0 insertions, 0 deletions