diff options
| author | Hal Finkel <hfinkel@anl.gov> | 2013-11-29 05:59:00 +0000 |
|---|---|---|
| committer | Hal Finkel <hfinkel@anl.gov> | 2013-11-29 05:59:00 +0000 |
| commit | a10bd1d23a93301c2c1dd94919801bd4ebc2c830 (patch) | |
| tree | b683204d6c9a2524526bce1892bb523954b96868 /llvm/lib/CodeGen/LocalStackSlotAllocation.cpp | |
| parent | dd0636991328515be746aa84cb95c225c2928de2 (diff) | |
| download | llvm-a10bd1d23a93301c2c1dd94919801bd4ebc2c830.zip llvm-a10bd1d23a93301c2c1dd94919801bd4ebc2c830.tar.gz llvm-a10bd1d23a93301c2c1dd94919801bd4ebc2c830.tar.bz2 | |
Adjust PPC440 operand latencies
The operand latencies for the PPC440 should be specified relative to dispatch,
not relative to the initial fetch-and-decode stages. Because most instructions
(ignoring bypass) wait in dispatch until their operands are ready, this is
modeled as reading input operands "at dispatch" (0 cycles after issue), and so
every input and output operand has 4 cycles subtracted from it.
This could alter scheduling slightly, but I don't expect a large effect.
llvm-svn: 195947
Diffstat (limited to 'llvm/lib/CodeGen/LocalStackSlotAllocation.cpp')
0 files changed, 0 insertions, 0 deletions