aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/LLVMTargetMachine.cpp
diff options
context:
space:
mode:
authorAhmed Bougacha <ahmed.bougacha@gmail.com>2016-07-27 14:31:55 +0000
committerAhmed Bougacha <ahmed.bougacha@gmail.com>2016-07-27 14:31:55 +0000
commit6756a2c95335fba8bece4402e62f5057a20f3b4c (patch)
tree709ff96a5dff1a43cd8648f7001709782eb47020 /llvm/lib/CodeGen/LLVMTargetMachine.cpp
parent5e402eec7bc306343cfba703fd4d4acc981b4ead (diff)
downloadllvm-6756a2c95335fba8bece4402e62f5057a20f3b4c.zip
llvm-6756a2c95335fba8bece4402e62f5057a20f3b4c.tar.gz
llvm-6756a2c95335fba8bece4402e62f5057a20f3b4c.tar.bz2
[GlobalISel] Introduce an instruction selector.
And implement it for AArch64, supporting x/w ADD/OR. Differential Revision: https://reviews.llvm.org/D22373 llvm-svn: 276875
Diffstat (limited to 'llvm/lib/CodeGen/LLVMTargetMachine.cpp')
-rw-r--r--llvm/lib/CodeGen/LLVMTargetMachine.cpp5
1 files changed, 5 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/LLVMTargetMachine.cpp b/llvm/lib/CodeGen/LLVMTargetMachine.cpp
index 121e037..9ed61c6 100644
--- a/llvm/lib/CodeGen/LLVMTargetMachine.cpp
+++ b/llvm/lib/CodeGen/LLVMTargetMachine.cpp
@@ -177,6 +177,11 @@ addPassesToGenerateCode(LLVMTargetMachine *TM, PassManagerBase &PM,
if (PassConfig->addRegBankSelect())
return nullptr;
+ PassConfig->addPreGlobalInstructionSelect();
+
+ if (PassConfig->addGlobalInstructionSelect())
+ return nullptr;
+
} else if (PassConfig->addInstSelector())
return nullptr;