diff options
author | Johnny Chen <johnny.chen@apple.com> | 2011-04-06 22:14:48 +0000 |
---|---|---|
committer | Johnny Chen <johnny.chen@apple.com> | 2011-04-06 22:14:48 +0000 |
commit | bd9a4f8d07306d8c2efc68334d7d7d7727124b0f (patch) | |
tree | b56e60ac308c0c4903c533d771ea46b015c5b713 /llvm/lib/CodeGen/InterferenceCache.cpp | |
parent | 9c146792608c05a0569374ce3eb034589c82ae83 (diff) | |
download | llvm-bd9a4f8d07306d8c2efc68334d7d7d7727124b0f.zip llvm-bd9a4f8d07306d8c2efc68334d7d7d7727124b0f.tar.gz llvm-bd9a4f8d07306d8c2efc68334d7d7d7727124b0f.tar.bz2 |
A8.6.393
The ARM disassembler should reject invalid (type, align) encodings as invalid instructions.
So, instead of:
Opcode=1641 Name=VST2b32_UPD Format=ARM_FORMAT_NLdSt(30)
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
-------------------------------------------------------------------------------------------------
| 1: 1: 1: 1| 0: 1: 0: 0| 0: 0: 0: 0| 0: 0: 1: 1| 0: 0: 0: 0| 1: 0: 0: 1| 1: 0: 1: 1| 0: 0: 1: 1|
-------------------------------------------------------------------------------------------------
vst2.32 {d0, d2}, [r3, :256], r3
we now have:
Opcode=1641 Name=VST2b32_UPD Format=ARM_FORMAT_NLdSt(30)
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
-------------------------------------------------------------------------------------------------
| 1: 1: 1: 1| 0: 1: 0: 0| 0: 0: 0: 0| 0: 0: 1: 1| 0: 0: 0: 0| 1: 0: 0: 1| 1: 0: 1: 1| 0: 0: 1: 1|
-------------------------------------------------------------------------------------------------
mc-input.txt:1:1: warning: invalid instruction encoding
0xb3 0x9 0x3 0xf4
^
llvm-svn: 129033
Diffstat (limited to 'llvm/lib/CodeGen/InterferenceCache.cpp')
0 files changed, 0 insertions, 0 deletions