diff options
| author | Craig Topper <craig.topper@sifive.com> | 2022-12-06 15:15:20 -0800 |
|---|---|---|
| committer | Craig Topper <craig.topper@sifive.com> | 2022-12-06 15:42:00 -0800 |
| commit | 8d30b9e64f7e4140c5eba9099b9a26ac7f806233 (patch) | |
| tree | 9b00b43cc064086fcf6b72371f784e4b681b9159 /llvm/lib/CodeGen/BasicBlockSections.cpp | |
| parent | 8e0abf8d61e2a4339ea017be103a175f5f8b8778 (diff) | |
| download | llvm-8d30b9e64f7e4140c5eba9099b9a26ac7f806233.zip llvm-8d30b9e64f7e4140c5eba9099b9a26ac7f806233.tar.gz llvm-8d30b9e64f7e4140c5eba9099b9a26ac7f806233.tar.bz2 | |
[RISCV] Move VSPILL/VRELOAD expansion for vector tuples to eliminateFrameIndex.
We need a scratch GPR to increment the base pointer for each subsequent
register. We currently reuse the input GPR for the base pointer without
declaring it as a Def of the pseudo.
We can't add it as a Def of the pseudo at creation time because it doesn't
get register allocated. This was tried in D109405.
Seems the only choice we have is to scavenge the GPR. This patch
moves the expansion to eliminateFrameIndex where we can create
virtual registers that will be scavenged. This also eliminates the
extra operand for passing vlenb from frame lowering to expand pseudos.
I need to do more testing on real world code, but wanted to get this
up for early review.
I hope this will fix the issue reported in D123394, but I haven't
checked yet.
Reviewed By: reames
Differential Revision: https://reviews.llvm.org/D139169
Diffstat (limited to 'llvm/lib/CodeGen/BasicBlockSections.cpp')
0 files changed, 0 insertions, 0 deletions