aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp
diff options
context:
space:
mode:
authorDavid Green <david.green@arm.com>2020-08-01 14:01:18 +0100
committerDavid Green <david.green@arm.com>2020-08-01 14:01:18 +0100
commitfd69df62ed1091f25ba4749cc5152e9ce2fe3af4 (patch)
tree797df18bc7fff1d2dadcee39b23d30d1fe34871d /llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp
parenteb41f9edde1070d68fce4a4eb31118e0ec1ca36d (diff)
downloadllvm-fd69df62ed1091f25ba4749cc5152e9ce2fe3af4.zip
llvm-fd69df62ed1091f25ba4749cc5152e9ce2fe3af4.tar.gz
llvm-fd69df62ed1091f25ba4749cc5152e9ce2fe3af4.tar.bz2
[ARM] Distribute post-inc for Thumb2 sign/zero extending loads/stores
This adds sign/zero extending scalar loads/stores to the MVE instructions added in D77813, allowing us to create up more post-inc instructions. These are comparatively simple, compared to LDR/STR (which may be better turned into an LDRD/LDM), but still require some additions over MVE instructions. Because there are i12 and i8 variants of the offset loads/stores dealing with different signs, we may need to convert an i12 address to a i8 negative instruction. t2LDRBi12 can also be shrunk to a tLDRi under the right conditions, so we need to be careful with codesize too. Differential Revision: https://reviews.llvm.org/D78625
Diffstat (limited to 'llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp')
0 files changed, 0 insertions, 0 deletions