aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Bitcode/Writer/BitcodeWriter.cpp
diff options
context:
space:
mode:
authorKit Barton <kbarton@ca.ibm.com>2020-08-17 15:33:47 -0500
committerKit Barton <kbarton@ca.ibm.com>2020-09-10 11:58:01 -0500
commit009cd4e491033f57f547a7bda63e35b50a6e5cf7 (patch)
treedb307f365d7b6ad3e819ddd0c801056f632816ef /llvm/lib/Bitcode/Writer/BitcodeWriter.cpp
parentbe7cef789e75a354831d528ecc76b325f0f5da68 (diff)
downloadllvm-009cd4e491033f57f547a7bda63e35b50a6e5cf7.zip
llvm-009cd4e491033f57f547a7bda63e35b50a6e5cf7.tar.gz
llvm-009cd4e491033f57f547a7bda63e35b50a6e5cf7.tar.bz2
[PPC][GlobalISel] Add initial GlobalIsel infrastructure
This adds the initial GlobalISel skeleton for PowerPC. It can only run ir-translator and legalizer for `ret void`. This is largely based on the initial GlobalISel patch for RISCV (https://reviews.llvm.org/D65219). Reviewed By: arsenm Differential Revision: https://reviews.llvm.org/D83100
Diffstat (limited to 'llvm/lib/Bitcode/Writer/BitcodeWriter.cpp')
0 files changed, 0 insertions, 0 deletions