diff options
| author | Mirko Brkusanin <Mirko.Brkusanin@amd.com> | 2020-08-21 11:29:32 +0200 |
|---|---|---|
| committer | Mirko Brkusanin <Mirko.Brkusanin@amd.com> | 2020-08-21 12:26:31 +0200 |
| commit | 5bd1febe214f166b93d95ca3007bcb9318c3ae79 (patch) | |
| tree | 77cec4aeb9d0bbaef3f4e058d1339225c92a10a6 /llvm/lib/Bitcode/Reader/BitcodeAnalyzer.cpp | |
| parent | c66b82f14cc70ec063afa443525051c94621839b (diff) | |
| download | llvm-5bd1febe214f166b93d95ca3007bcb9318c3ae79.zip llvm-5bd1febe214f166b93d95ca3007bcb9318c3ae79.tar.gz llvm-5bd1febe214f166b93d95ca3007bcb9318c3ae79.tar.bz2 | |
[AMDGPU] Fix alignment requirements for 96bit and 128bit local loads and stores
Adjust alignment requirements for ds_read/write_b96/b128.
GFX9 and onwards allow misaligned access for reads and writes but only if
SH_MEM_CONFIG.alignment_mode allows it.
UnalignedDSAccess is set on GCN subtargets from GFX9 onward to let us know if we
can relax alignment requirements.
UnalignedAccessMode acts similary to UnalignedBufferAccess for DS instructions
but only from GFX9 onward and is supposed to match alignment_mode. By default
alignment of 4 is required.
Differential Revision: https://reviews.llvm.org/D82788
Diffstat (limited to 'llvm/lib/Bitcode/Reader/BitcodeAnalyzer.cpp')
0 files changed, 0 insertions, 0 deletions