diff options
| author | Craig Topper <craig.topper@intel.com> | 2019-02-08 20:48:56 +0000 |
|---|---|---|
| committer | Craig Topper <craig.topper@intel.com> | 2019-02-08 20:48:56 +0000 |
| commit | 784929d0454c4df6a98ef6fbbd1d30a6f71f9c16 (patch) | |
| tree | ee2091fd647c20c3279800a14f7ce36c85b8c00b /llvm/lib/Analysis/ValueTracking.cpp | |
| parent | 0e5dd512aae057aeceb34089c93a380f8edd37da (diff) | |
| download | llvm-784929d0454c4df6a98ef6fbbd1d30a6f71f9c16.zip llvm-784929d0454c4df6a98ef6fbbd1d30a6f71f9c16.tar.gz llvm-784929d0454c4df6a98ef6fbbd1d30a6f71f9c16.tar.bz2 | |
Implementation of asm-goto support in LLVM
This patch accompanies the RFC posted here:
http://lists.llvm.org/pipermail/llvm-dev/2018-October/127239.html
This patch adds a new CallBr IR instruction to support asm-goto
inline assembly like gcc as used by the linux kernel. This
instruction is both a call instruction and a terminator
instruction with multiple successors. Only inline assembly
usage is supported today.
This also adds a new INLINEASM_BR opcode to SelectionDAG and
MachineIR to represent an INLINEASM block that is also
considered a terminator instruction.
There will likely be more bug fixes and optimizations to follow
this, but we felt it had reached a point where we would like to
switch to an incremental development model.
Patch by Craig Topper, Alexander Ivchenko, Mikhail Dvoretckii
Differential Revision: https://reviews.llvm.org/D53765
llvm-svn: 353563
Diffstat (limited to 'llvm/lib/Analysis/ValueTracking.cpp')
| -rw-r--r-- | llvm/lib/Analysis/ValueTracking.cpp | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/lib/Analysis/ValueTracking.cpp b/llvm/lib/Analysis/ValueTracking.cpp index eb49f90..6f88a6b 100644 --- a/llvm/lib/Analysis/ValueTracking.cpp +++ b/llvm/lib/Analysis/ValueTracking.cpp @@ -3922,6 +3922,7 @@ bool llvm::isSafeToSpeculativelyExecute(const Value *V, case Instruction::VAArg: case Instruction::Alloca: case Instruction::Invoke: + case Instruction::CallBr: case Instruction::PHI: case Instruction::Store: case Instruction::Ret: |