diff options
| author | Kai Luo <lkail@cn.ibm.com> | 2021-06-09 02:22:48 +0000 |
|---|---|---|
| committer | Kai Luo <lkail@cn.ibm.com> | 2021-06-09 02:24:01 +0000 |
| commit | c87c294397ea4c3dae31f5a7fd6e38602338fd57 (patch) | |
| tree | 079319db71ea96547451daa6f6651025d570b479 /lldb/source/Plugins/ScriptInterpreter/Python/lldb-python.h | |
| parent | 294efbbd3e3d55671ef8b220c231a2807c38eefe (diff) | |
| download | llvm-c87c294397ea4c3dae31f5a7fd6e38602338fd57.zip llvm-c87c294397ea4c3dae31f5a7fd6e38602338fd57.tar.gz llvm-c87c294397ea4c3dae31f5a7fd6e38602338fd57.tar.bz2 | |
[PowerPC][Dwarf] Assign MMA register's dwarf register number to negative value
According to ELF V2 ABI, `0` should be the dwarf number of `r0`. Currently MMA's register also uses `0` as its dwarf number, this confuses `RegisterInfoEmitter` and generates wrong dwarf -> llvm mapping.
```
extern const MCRegisterInfo::DwarfLLVMRegPair PPCDwarfFlavour1Dwarf2L[] = {
{ 0U, PPC::VSRp31 },
```
This leads to wrong cfi output in https://reviews.llvm.org/D100290.
Reviewed By: jsji
Differential Revision: https://reviews.llvm.org/D103761
Diffstat (limited to 'lldb/source/Plugins/ScriptInterpreter/Python/lldb-python.h')
0 files changed, 0 insertions, 0 deletions