diff options
author | alex-t <alexander.timofeev@amd.com> | 2022-08-07 01:47:35 +0200 |
---|---|---|
committer | alex-t <alexander.timofeev@amd.com> | 2022-08-10 00:51:57 +0200 |
commit | 3f8ae7efa866e581a16e9ccc8e29744722f13fff (patch) | |
tree | 58f61f5f488e839ce0cd42ec244403018c4093ce /lldb/source/Plugins/ScriptInterpreter/Python/ScriptedThreadPythonInterface.h | |
parent | cf1d9a1fdca258ab56f3060dfa4a303b8127350e (diff) | |
download | llvm-3f8ae7efa866e581a16e9ccc8e29744722f13fff.zip llvm-3f8ae7efa866e581a16e9ccc8e29744722f13fff.tar.gz llvm-3f8ae7efa866e581a16e9ccc8e29744722f13fff.tar.bz2 |
[AMDGPU] SIFixSGPRCopies refactoring
This change finalizes the series of patches aiming to replace old
strategy of VGPR to SGPR copies loweriong. Following the
https://reviews.llvm.org/D128252 and https://reviews.llvm.org/D130367 code
parts that are no longer used were removed. Pass main loop is no longer used
for the MIR changes but collect information for further analysis. Actual MIR
lowering happens further according the analysys result in the set of separate
functions. Another important change concerns the order of lowering: VGPR to
SGPR copies lowering is done first to have priority on the rest of the MIR
changes.
Reviewed By: rampitec
Differential Revision: https://reviews.llvm.org/D131246
Diffstat (limited to 'lldb/source/Plugins/ScriptInterpreter/Python/ScriptedThreadPythonInterface.h')
0 files changed, 0 insertions, 0 deletions