diff options
| author | Yaxun (Sam) Liu <yaxun.liu@amd.com> | 2022-08-03 23:27:17 -0400 |
|---|---|---|
| committer | Yaxun (Sam) Liu <yaxun.liu@amd.com> | 2022-08-09 10:23:32 -0400 |
| commit | e780648a15e67df92d6aee1fe68393f1edddf06d (patch) | |
| tree | d6aa21ad871d97bc30c5830484a73ff356c69a94 /lldb/source/Plugins/ScriptInterpreter/Python/ScriptedThreadPythonInterface.cpp | |
| parent | 4dece4007cc2fb261f29d14287836e28a355810a (diff) | |
| download | llvm-e780648a15e67df92d6aee1fe68393f1edddf06d.zip llvm-e780648a15e67df92d6aee1fe68393f1edddf06d.tar.gz llvm-e780648a15e67df92d6aee1fe68393f1edddf06d.tar.bz2 | |
[AMDGPU] Unify unreachable intrinsics
si-annotate-control-flow does depth first traversal of BB's of
a function to insert amdgcn if intrinsics for conditional
branches so that isel can generate correct instructions later.
si-annotate-control-flow checks whether the successor BB for the 'else'
branch of a conditional branch has been visited. If it has been
visited, si-annotate-control-flow assumes the conditional
branch has been handled and will not try to insert if intrinsic
for it.
This assumption is not correct when the IR contains multiple
unreachable BB's. Then 'if' intrinscs are not inserted and incorrect
ISA are generated.
This patch fixes the issue by let amdgpu-unify-divergent-exit-nodes
unify unreachables even if they are uniformly reached. In this way
the IR will not contain multiple exits, and structurizer is able to
structurize the IR containing one unified exit.
Reviewed by: Ruiling Song, Matt Arsenault
Differential Revision: https://reviews.llvm.org/D131181
Fixes: SWDEV-343244
Diffstat (limited to 'lldb/source/Plugins/ScriptInterpreter/Python/ScriptedThreadPythonInterface.cpp')
0 files changed, 0 insertions, 0 deletions
