aboutsummaryrefslogtreecommitdiff
path: root/lldb/packages/Python/lldbsuite/test/bench.py
diff options
context:
space:
mode:
authorSimon Pilgrim <llvm-dev@redking.me.uk>2022-03-23 18:27:41 +0000
committerSimon Pilgrim <llvm-dev@redking.me.uk>2022-03-23 19:07:10 +0000
commitb75399a5e20f51b9d2fa89c68575e0564a8eede6 (patch)
tree7d36fb2cc462cc07ca08ad29d9c1aa7b0dc6a3f8 /lldb/packages/Python/lldbsuite/test/bench.py
parentf833aab0d0bf1bd9e9903a1398e429f431532f5f (diff)
downloadllvm-b75399a5e20f51b9d2fa89c68575e0564a8eede6.zip
llvm-b75399a5e20f51b9d2fa89c68575e0564a8eede6.tar.gz
llvm-b75399a5e20f51b9d2fa89c68575e0564a8eede6.tar.bz2
[InstCombine] Add some initial SimplifyDemandedBits tests for removal of ashr with sufficient signbits
We have this in SelectionDAG but it's missing in InstCombine Based off PR21929 test case
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/bench.py')
0 files changed, 0 insertions, 0 deletions