diff options
| author | Min-Yih Hsu <min.hsu@sifive.com> | 2025-02-04 11:07:34 -0800 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2025-02-04 11:07:34 -0800 |
| commit | 005b23bb3bf0b943db3a6d12b01b2c01789341b8 (patch) | |
| tree | f4f1b25fdeef6539764d8931521162665a136ad9 /flang/lib/Frontend/CompilerInvocation.cpp | |
| parent | 2eb44aa0a94a8d4230c1c9a0c306af16bfc92925 (diff) | |
| download | llvm-005b23bb3bf0b943db3a6d12b01b2c01789341b8.zip llvm-005b23bb3bf0b943db3a6d12b01b2c01789341b8.tar.gz llvm-005b23bb3bf0b943db3a6d12b01b2c01789341b8.tar.bz2 | |
[IA][RISCV] Support VP loads/stores in InterleavedAccessPass (#120490)
Teach InterleavedAccessPass to recognize the following patterns:
- vp.store an interleaved scalable vector
- Deinterleaving a scalable vector loaded from vp.load
Upon recognizing these patterns, IA will collect the interleaved /
deinterleaved operands and delegate them over to their respective
newly-added TLI hooks.
For RISC-V, these patterns are lowered into segmented loads/stores
Right now we only recognized power-of-two (de)interleave cases, in which
(de)interleave4/8 are synthesized from a tree of (de)interleave2.
---------
Co-authored-by: Nikolay Panchenko <nicholas.panchenko@gmail.com>
Diffstat (limited to 'flang/lib/Frontend/CompilerInvocation.cpp')
0 files changed, 0 insertions, 0 deletions
