aboutsummaryrefslogtreecommitdiff
path: root/clang/tools/include-mapping/cppreference_parser.py
diff options
context:
space:
mode:
authorCarolineConcatto <51754594+CarolineConcatto@users.noreply.github.com>2023-09-12 18:08:57 +0100
committerGitHub <noreply@github.com>2023-09-12 18:08:57 +0100
commitdc8d2ecc5e56318ee2aa9fdb4945a07b26d635a0 (patch)
tree8917084bcb609b1b6b5489cd1fa28bae9ce0706c /clang/tools/include-mapping/cppreference_parser.py
parent4d5906e0bf27b7aea451cf60e0d38a01f9b96085 (diff)
downloadllvm-dc8d2ecc5e56318ee2aa9fdb4945a07b26d635a0.zip
llvm-dc8d2ecc5e56318ee2aa9fdb4945a07b26d635a0.tar.gz
llvm-dc8d2ecc5e56318ee2aa9fdb4945a07b26d635a0.tar.bz2
[AArch64][SME]Update intrinsic interface for read/write (#65594)
The new ACLE PR#225[1] now combines the slice parameters for some builtins. This patch is the #2 of 3 patches to update the interface. Slice specifies the ZA slice number directly and needs to be explicity implemented by the "user" with the base register plus the immediate offset [1]https://github.com/ARM-software/acle/pull/225/files
Diffstat (limited to 'clang/tools/include-mapping/cppreference_parser.py')
0 files changed, 0 insertions, 0 deletions