diff options
author | Luke Lau <luke@igalia.com> | 2024-11-04 06:43:58 +0800 |
---|---|---|
committer | GitHub <noreply@github.com> | 2024-11-04 06:43:58 +0800 |
commit | beb12f92c71981670e07e47275efc6b5647011c1 (patch) | |
tree | c75aef02f9ee85ef07ca63e158bdb0d132cd30b3 /clang/tools/include-mapping/cppreference_parser.py | |
parent | 6bad4514c938b3b48c0c719b8dd98b3906f2c290 (diff) | |
download | llvm-beb12f92c71981670e07e47275efc6b5647011c1.zip llvm-beb12f92c71981670e07e47275efc6b5647011c1.tar.gz llvm-beb12f92c71981670e07e47275efc6b5647011c1.tar.bz2 |
[RISCV] Add +optimized-nfN-segment-load-store (#114414)
This is a follow up to #111511, where after benchmarking we learnt that
the Banana Pi F3 has fast segmented loads for not just NF=2, but also
NF=3 and NF=4:
https://github.com/preames/bp3-microarch#vlseg_lmul_x_sew_throughput
This adds tuning features to allow these segment loads and stores to be
costed cheaper and enables it for the spacemit-x60.
It also enables +optimized-nf2-segment-load-store by default in the
generic tuning to maintain the previous behaviour when compiled without
-mcpu or -mtune.
Diffstat (limited to 'clang/tools/include-mapping/cppreference_parser.py')
0 files changed, 0 insertions, 0 deletions