diff options
author | Bill Schmidt <wschmidt@linux.vnet.ibm.com> | 2014-10-09 17:51:35 +0000 |
---|---|---|
committer | Bill Schmidt <wschmidt@linux.vnet.ibm.com> | 2014-10-09 17:51:35 +0000 |
commit | cb34fd09cd062e81c0c13d5cfa02dd8f1c44e229 (patch) | |
tree | 2ac263d2c2a95c384a579bd7206209946456a835 /clang/lib/Frontend/CompilerInvocation.cpp | |
parent | 98d703a663f6c9d2a8f2c7b51d7e3d85d3fbac0d (diff) | |
download | llvm-cb34fd09cd062e81c0c13d5cfa02dd8f1c44e229.zip llvm-cb34fd09cd062e81c0c13d5cfa02dd8f1c44e229.tar.gz llvm-cb34fd09cd062e81c0c13d5cfa02dd8f1c44e229.tar.bz2 |
[PPC64] VSX indexed-form loads use wrong instruction format
The VSX instruction definitions for lxsdx, lxvd2x, lxvdsx, and lxvw4x
incorrectly use the XForm_1 instruction format, rather than the
XX1Form instruction format. This is likely a pasto when creating
these instructions, which were based on lvx and so forth. This patch
uses the correct format.
The existing reformatting test (test/MC/PowerPC/vsx.s) missed this
because the two formats differ only in that XX1Form has an extension
to the target register field in bit 31. The tests for these
instructions used a target register of 7, so the default of 0 in bit
31 for XForm_1 didn't expose a problem. For register numbers 32-63
this would be noticeable. I've changed the test to use higher
register numbers to verify my change is effective.
llvm-svn: 219416
Diffstat (limited to 'clang/lib/Frontend/CompilerInvocation.cpp')
0 files changed, 0 insertions, 0 deletions