aboutsummaryrefslogtreecommitdiff
path: root/clang/lib/Frontend/CompilerInstance.cpp
diff options
context:
space:
mode:
authorSaleem Abdulrasool <compnerd@compnerd.org>2014-08-10 22:20:37 +0000
committerSaleem Abdulrasool <compnerd@compnerd.org>2014-08-10 22:20:37 +0000
commited8885b40273b84c2e1f946f1ad0cb484c737821 (patch)
treeee18d216967f77153b948db7af730d91808f6129 /clang/lib/Frontend/CompilerInstance.cpp
parent037e75bf3c91d937a3f827c8dcc33f493bb0ef7c (diff)
downloadllvm-ed8885b40273b84c2e1f946f1ad0cb484c737821.zip
llvm-ed8885b40273b84c2e1f946f1ad0cb484c737821.tar.gz
llvm-ed8885b40273b84c2e1f946f1ad0cb484c737821.tar.bz2
ARM: correct isPredicable for MULS in ThHUMB mode
The ARM ARM states that CPSR may not be updated by a MUL in thumb mode. Due to an ordering of Thumb 2 Size Reduction and If Conversion, we would end up generating a THUMB MULS inside an IT block. The If Conversion pass uses the TTI isPredicable method to ensure that it can transform a Basic Block. However, because we only check for IT handling on Thumb2 functions, we may miss some cases. Even then, it only validates that the CPSR is not *live* rather than it is not accessed. This corrects the handling for that particular case since the same restriction does not hold on the vast majority of the instructions. This does prevent the IfConversion optimization from kicking in in certain cases, but generating correct code is more valuable. Addresses PR20555. llvm-svn: 215328
Diffstat (limited to 'clang/lib/Frontend/CompilerInstance.cpp')
0 files changed, 0 insertions, 0 deletions