diff options
| author | hidekisaito <hidekido@amd.com> | 2025-11-10 22:06:45 -0800 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2025-11-10 22:06:45 -0800 |
| commit | 8475a66d4376344d2f3b330f351fe651eaf558dd (patch) | |
| tree | 6ad5819a3d4f2d2632a171f274a0b02a3e0fe706 | |
| parent | 00d2780cca3438c3f2ce56a2f9d5549bbcb67131 (diff) | |
| download | llvm-8475a66d4376344d2f3b330f351fe651eaf558dd.zip llvm-8475a66d4376344d2f3b330f351fe651eaf558dd.tar.gz llvm-8475a66d4376344d2f3b330f351fe651eaf558dd.tar.bz2 | |
[AMDGPU] Correct validation for the intended behavior of the test (#167411)
| -rw-r--r-- | llvm/test/CodeGen/AMDGPU/remat-fp64-constants.ll | 5 |
1 files changed, 4 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/AMDGPU/remat-fp64-constants.ll b/llvm/test/CodeGen/AMDGPU/remat-fp64-constants.ll index c552f9d..88a51e9 100644 --- a/llvm/test/CodeGen/AMDGPU/remat-fp64-constants.ll +++ b/llvm/test/CodeGen/AMDGPU/remat-fp64-constants.ll @@ -1,10 +1,13 @@ ; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 --stress-regalloc=10 < %s | FileCheck -check-prefix=GCN %s ; RUN: llc -global-isel -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 --stress-regalloc=10 < %s | FileCheck -check-prefix=GCN %s +; Rematerialization test for fp64 constants (w/ intentionally high register pressure). +; Check to make sure we have at least six constant MOVs, not necessarily consecutive, inside the loop. + ; GCN-LABEL: {{^}}test_remat_sgpr: ; GCN-NOT: v_writelane_b32 -; GCN-COUNT-4: s_mov_b32 s{{[0-9]+}}, 0x ; GCN: {{^}}[[LOOP:.LBB[0-9_]+]]: +; GCN-COUNT-6: {{s_mov_b32|v_mov_b32_e32}} {{[sv]}}{{[0-9]+}}, 0x ; GCN-NOT: v_writelane_b32 ; GCN: s_cbranch_{{[^ ]+}} [[LOOP]] ; GCN: .sgpr_spill_count: 0 |