aboutsummaryrefslogtreecommitdiff
path: root/sysdeps/x86/configure.ac
AgeCommit message (Expand)AuthorFilesLines
2024-06-12x86: Properly set x86 minimum ISA level [BZ #31883]H.J. Lu1-1/+3
2024-06-11x86: Properly set MINIMUM_X86_ISA_LEVEL for i386 [BZ #31867]H.J. Lu1-2/+6
2024-04-24x86: Define MINIMUM_X86_ISA_LEVEL in config.h [BZ #31676]H.J. Lu1-0/+5
2024-02-25x86_64: Exclude SSE, AVX and FMA4 variants in libm multiarchSunil K Pandey1-0/+24
2024-01-04i386: Ignore --enable-cetH.J. Lu1-43/+0
2022-12-06x86_64: State assembler is being tested on sysdeps/x86/configureAdhemerval Zanella1-1/+1
2022-12-06configure: Remove AS checkAdhemerval Zanella1-1/+1
2022-04-26elf: Replace PI_STATIC_AND_HIDDEN with opposite HIDDEN_VAR_NEEDS_DYNAMIC_RELOCFangrui Song1-4/+0
2022-02-14x86/configure.ac: Define PI_STATIC_AND_HIDDEN/SUPPORT_STATIC_PIEH.J. Lu1-0/+7
2022-01-14x86: HAVE_X86_LAHF_SAHF, HAVE_X86_MOVBE and -march=x86-64-vN (bug 28782)Florian Weimer1-2/+2
2021-08-19x86: fix Autoconf caching of instruction support checks [BZ #27991]Matt Whitlock1-16/+18
2021-03-06x86: Set minimum x86-64 level marker [BZ #27318]H.J. Lu1-0/+16
2021-01-07x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717]H.J. Lu1-0/+66
2020-05-18x86: Add --enable-cet=permissiveH.J. Lu1-10/+9
2018-07-16x86: Support IBT and SHSTK in Intel CET [BZ #21598]H.J. Lu1-0/+46
generated by cgit v1.1 at 2024-08-16 01:51:07 +0000