diff options
| author | Joseph Myers <joseph@codesourcery.com> | 2019-03-07 20:20:25 +0000 |
|---|---|---|
| committer | Joseph Myers <joseph@codesourcery.com> | 2019-03-07 20:20:25 +0000 |
| commit | c5f65462a29fa4b7caa9026b36b2792d79b16d1d (patch) | |
| tree | 2c380bd19a34653cda14db6c74618ca2f5c761b7 /sysdeps/powerpc | |
| parent | 27a2f2f34c9e77815c6367cf670e24cbac0db7c0 (diff) | |
| download | glibc-c5f65462a29fa4b7caa9026b36b2792d79b16d1d.zip glibc-c5f65462a29fa4b7caa9026b36b2792d79b16d1d.tar.gz glibc-c5f65462a29fa4b7caa9026b36b2792d79b16d1d.tar.bz2 | |
Break lines before not after operators, batch 4.
This patch fixes further coding style issues where code should have
broken lines before operators in accordance with the GNU Coding
Standards but instead was breaking lines after them.
Tested for x86_64, and with build-many-glibcs.py.
* stdio-common/vfscanf-internal.c (ARG): Break lines before rather
than after operators.
* sysdeps/mach/hurd/setitimer.c (timer_thread): Likewise.
(setitimer_locked): Likewise.
* sysdeps/mach/hurd/sigaction.c (__sigaction): Likewise.
* sysdeps/mach/hurd/sigaltstack.c (__sigaltstack): Likewise.
* sysdeps/mach/pagecopy.h (PAGE_COPY_FWD): Likewise.
* sysdeps/mach/thread_state.h (machine_get_basic_state): Likewise.
* sysdeps/powerpc/powerpc64/tst-ucontext-ppc64-vscr.c
(PPC_CPU_SUPPORTED): Likewise.
* sysdeps/unix/sysv/linux/alpha/a.out.h (N_TXTOFF): Likewise.
* sysdeps/unix/sysv/linux/generic/wordsize-32/overflow.h
(stat_overflow): Likewise.
(statfs_overflow): Likewise.
* sysdeps/unix/sysv/linux/tst-personality.c (do_test): Likewise.
* sysdeps/unix/sysv/linux/tst-ttyname.c (eq_ttyname): Likewise.
(eq_ttyname_r): Likewise.
(run_chroot_tests): Likewise.
Diffstat (limited to 'sysdeps/powerpc')
| -rw-r--r-- | sysdeps/powerpc/powerpc64/tst-ucontext-ppc64-vscr.c | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/sysdeps/powerpc/powerpc64/tst-ucontext-ppc64-vscr.c b/sysdeps/powerpc/powerpc64/tst-ucontext-ppc64-vscr.c index dbe06c8..626edf8 100644 --- a/sysdeps/powerpc/powerpc64/tst-ucontext-ppc64-vscr.c +++ b/sysdeps/powerpc/powerpc64/tst-ucontext-ppc64-vscr.c @@ -27,9 +27,9 @@ #define SAT 0x1 /* This test is supported only on POWER 5 or higher. */ -#define PPC_CPU_SUPPORTED (PPC_FEATURE_POWER5 | PPC_FEATURE_POWER5_PLUS | \ - PPC_FEATURE_ARCH_2_05 | PPC_FEATURE_ARCH_2_06 | \ - PPC_FEATURE2_ARCH_2_07) +#define PPC_CPU_SUPPORTED (PPC_FEATURE_POWER5 | PPC_FEATURE_POWER5_PLUS \ + | PPC_FEATURE_ARCH_2_05 | PPC_FEATURE_ARCH_2_06 \ + | PPC_FEATURE2_ARCH_2_07) static int do_test (void) { |