diff options
author | Steve Ellcey <sellcey@mips.com> | 2014-12-19 14:39:18 -0800 |
---|---|---|
committer | Steve Ellcey <sellcey@mips.com> | 2014-12-19 14:39:18 -0800 |
commit | 8b2800c0fb18f83d1ee8083d0a7ac15e0b011e73 (patch) | |
tree | 883f5ead649507e76a7ecfab18bf7fa5f08d4cc6 /sysdeps/mips/mul_1.S | |
parent | 04d55561978eb59e36ced8fc1e8d87a72ef70072 (diff) | |
download | glibc-8b2800c0fb18f83d1ee8083d0a7ac15e0b011e73.zip glibc-8b2800c0fb18f83d1ee8083d0a7ac15e0b011e73.tar.gz glibc-8b2800c0fb18f83d1ee8083d0a7ac15e0b011e73.tar.bz2 |
2014-12-19 Steve Ellcey <sellcey@imgtec.com>
* sysdeps/mips/addmul_1.S (__mpn_addmul_1): Use mulu/muhu instead
of multu on MIPSr6.
* sysdeps/mips/mul_1.S (__mpn_mul_1): Ditto.
* sysdeps/mips/submul_1.S (__mpn_submul_1): Ditto.
* sysdeps/mips/mips64/addmul_1.S (__mpn_addmul_1): Ditto.
* sysdeps/mips/mips64/mul_1.S (__mpn_mul_1): Ditto.
* sysdeps/mips/mips64/submul_1.S (__mpn_submul_1): Ditto.
Diffstat (limited to 'sysdeps/mips/mul_1.S')
-rw-r--r-- | sysdeps/mips/mul_1.S | 31 |
1 files changed, 31 insertions, 0 deletions
diff --git a/sysdeps/mips/mul_1.S b/sysdeps/mips/mul_1.S index c2db68a..c3368f3 100644 --- a/sysdeps/mips/mul_1.S +++ b/sysdeps/mips/mul_1.S @@ -42,7 +42,12 @@ ENTRY (__mpn_mul_1) /* warm up phase 1 */ addiu $5,$5,4 +#if __mips_isa_rev < 6 multu $8,$7 +#else + mulu $11,$8,$7 + muhu $12,$8,$7 +#endif addiu $6,$6,-1 beq $6,$0,L(LC0) @@ -52,11 +57,22 @@ ENTRY (__mpn_mul_1) beq $6,$0,L(LC1) lw $8,0($5) /* load new s1 limb as early as possible */ + +#if __mips_isa_rev < 6 L(Loop): mflo $10 mfhi $9 +#else +L(Loop): move $10,$11 + move $9,$12 +#endif addiu $5,$5,4 addu $10,$10,$2 /* add old carry limb to low product limb */ +#if __mips_isa_rev < 6 multu $8,$7 +#else + mulu $11,$8,$7 + muhu $12,$8,$7 +#endif lw $8,0($5) /* load new s1 limb as early as possible */ addiu $6,$6,-1 /* decrement loop counter */ sltu $2,$10,$2 /* carry from previous addition -> $2 */ @@ -66,18 +82,33 @@ L(Loop): mflo $10 addu $2,$9,$2 /* add high product limb and carry from addition */ /* cool down phase 1 */ +#if __mips_isa_rev < 6 L(LC1): mflo $10 mfhi $9 +#else +L(LC1): move $10,$11 + move $9,$12 +#endif addu $10,$10,$2 sltu $2,$10,$2 +#if __mips_isa_rev < 6 multu $8,$7 +#else + mulu $11,$8,$7 + muhu $12,$8,$7 +#endif sw $10,0($4) addiu $4,$4,4 addu $2,$9,$2 /* add high product limb and carry from addition */ /* cool down phase 0 */ +#if __mips_isa_rev < 6 L(LC0): mflo $10 mfhi $9 +#else +L(LC0): move $10,$11 + move $9,$12 +#endif addu $10,$10,$2 sltu $2,$10,$2 sw $10,0($4) |