aboutsummaryrefslogtreecommitdiff
path: root/sim/tic80/ic
blob: 17067fbaa4f6f06577263279b5a37a944312b032 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
compute:Dest:Dest:
compute:Dest:rDest:signed_word *:(&(CPU)->reg[Dest])
#
compute:Source1:Source1:
compute:Source1:vSource1:signed_word:(GPR (Source1) + 0)
#compute:Source1:vSource1:signed_word:(Source1 == 0 ? 0 : (CPU)->reg[Source1])
#
compute:Source2:Source2:
compute:Source2:vSource2:signed_word:(GPR (Source2) + 0)
#compute:Source2:vSource2:signed_word:(Source2 == 0 ? 0 : (CPU)->reg[Source2])
#
compute:Source:Source:
compute:Source:vSource:signed_word:(GPR (Source) + 0)
#compute:Source:vSource:signed_word:(Source == 0 ? 0 : (CPU)->reg[Source])
#
compute:IndOff:IndOff:
compute:IndOff:rIndOff:signed_word:(GPR (IndOff) + 0)
#compute:IndOff:rIndOff:signed_word:(IndOff == 0 ? 0 : (CPU)->reg[IndOff])
#
compute:Base:Base:
compute:Base:vBase:signed_word:(GPR (Base) + 0)
compute:Base:rBase:signed_word:(&GPR (Base))
#compute:Base:vBase:signed_word:(Base == 0 ? 0 : (CPU)->reg[Base])
#
compute:Link:Link:
compute:Link:rLink:signed_word:(&(CPU)->reg[Link])
#
# Trap Number
compute:UTN:UTN:
compute:INDTR:INDTR:
compute:INDTR:UTN:unsigned_word:(INDTR == 0 ? 0 : (CPU)->reg[INDTR])
#
compute:A:A:
#
compute:SignedImmediate:SignedImmediate:
compute:SignedImmediate:vSource1:signed_word:SEXT (SignedImmediate, 14)
#
compute:UnsignedImmediate:UnsignedImmediate:
compute:UnsignedImmediate:vSource1:signed_word:UnsignedImmediate
#
compute:BITNUM:BITNUM:
compute:Code:Code:
compute:BITNUM:bitnum:int:(~BITNUM) & 0x1f

#
compute:SignedOffset:SignedOffset:
compute:SignedOffset:vSignedOffset:signed_word:SEXT (SignedOffset, 14)
#
compute:UCRN:UCRN:
compute:INDCR:INDCR:
compute:INDCR:UCRN:unsigned32:(GPR (INDCR) + 0)
#compute:INDCR:UCRN:unsigned32:(INDCR == 0 ? 0 : (CPU)->reg[INDCR])