1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
|
# v850 divh
# mach: all
.include "testutils.inc"
# Regular division - check signs
seti 6, r1
seti 45, r2
divh r1, r2
flags 0
reg r1, 6
reg r2, 7
seti -6, r1
seti 45, r2
divh r1, r2
flags s
reg r1, -6
reg r2, -7
seti 6, r1
seti -45, r2
divh r1, r2
flags s
reg r1, 6
reg r2, -7
seti -6, r1
seti -45, r2
divh r1, r2
flags 0
reg r1, -6
reg r2, 7
# Only the lower half of the dividend is used
seti 0x0000fffa, r1
seti -45, r2
divh r1, r2
flags 0
reg r1, 0x0000fffa
reg r2, 7
# If the data is divhided by zero, OV=1 and the quotient is undefined.
# According to NEC, the S and Z flags, and the output registers, are
# unchanged.
noflags
seti 0, r1
seti 45, r2
seti 67, r3
divh r1, r2
flags v
reg r2, 45
allflags
seti 0, r1
seti 45, r2
seti 67, r3
divh r1, r2
flags sat + c + v + s + z
reg r2, 45
# Zero / (N!=0) => normal
noflags
seti 45, r1
seti 0, r2
seti 67, r3
divh r1, r2
flags z
reg r1, 45
reg r2, 0
# Test for regular overflow
noflags
seti -1, r1
seti 0x80000000, r2
divh r1, r2
flags v + s
reg r1, -1
reg r2, 0x80000000
pass
|
