aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/frv/nfdsads.cgs
blob: 6c06f16c0c26dda5ca2af7f8b158b9698cd5e86c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
# frv testcase for nfdsads $FRi,$FRj,$FRk
# mach: fr500 fr550 frv

	.include "testutils.inc"

	float_constants
	start
	load_float_constants
	load_float_constants1

	.global nfdsads
nfdsads:
	nfdsads      	fr16,fr0,fr2
	test_fr_fr	fr2,fr0
	test_fr_fr	fr3,fr52
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr16,fr4,fr2
	test_fr_fr	fr2,fr4
	test_fr_fr	fr3,fr48
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr16,fr8,fr2
	test_fr_fr	fr2,fr8
	test_fr_fr	fr3,fr28
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr16,fr12,fr2
	test_fr_fr	fr2,fr12
	test_fr_fr	fr3,fr24
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr16,fr16,fr2
	test_fr_fr	fr2,fr16
	test_fr_fr	fr2,fr20
	test_fr_fr	fr3,fr16
	test_fr_fr	fr3,fr20
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr16,fr20,fr2
	test_fr_fr	fr2,fr16
	test_fr_fr	fr2,fr20
	test_fr_fr	fr3,fr16
	test_fr_fr	fr3,fr20
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr16,fr24,fr2
	test_fr_fr	fr2,fr24
	test_fr_fr	fr3,fr12
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr16,fr28,fr2
	test_fr_fr	fr2,fr28
	test_fr_fr	fr3,fr8
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr16,fr32,fr2
	test_fr_fr	fr2,fr32
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr16,fr36,fr2
	test_fr_fr	fr2,fr36
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr16,fr40,fr2
	test_fr_fr	fr2,fr40
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr16,fr44,fr2
	test_fr_fr	fr2,fr44
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr16,fr48,fr2
	test_fr_fr	fr2,fr48
	test_fr_fr	fr3,fr4
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr16,fr52,fr2
	test_fr_fr	fr2,fr52
	test_fr_fr	fr3,fr0
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0

	nfdsads      	fr20,fr0,fr2
	test_fr_fr	fr2,fr0
	test_fr_fr	fr3,fr52
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr20,fr4,fr2
	test_fr_fr	fr2,fr4
	test_fr_fr	fr3,fr48
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr20,fr8,fr2
	test_fr_fr	fr2,fr8
	test_fr_fr	fr3,fr28
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr20,fr12,fr2
	test_fr_fr	fr2,fr12
	test_fr_fr	fr3,fr24
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr20,fr16,fr2
	test_fr_fr	fr2,fr16
	test_fr_fr	fr2,fr20
	test_fr_fr	fr3,fr16
	test_fr_fr	fr3,fr20
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr20,fr20,fr2
	test_fr_fr	fr2,fr16
	test_fr_fr	fr2,fr20
	test_fr_fr	fr3,fr16
	test_fr_fr	fr3,fr20
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr20,fr24,fr2
	test_fr_fr	fr2,fr24
	test_fr_fr	fr3,fr12
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr20,fr28,fr2
	test_fr_fr	fr2,fr28
	test_fr_fr	fr3,fr8
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr20,fr32,fr2
	test_fr_fr	fr2,fr32
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr20,fr36,fr2
	test_fr_fr	fr2,fr36
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr20,fr40,fr2
	test_fr_fr	fr2,fr40
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr20,fr44,fr2
	test_fr_fr	fr2,fr44
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr20,fr48,fr2
	test_fr_fr	fr2,fr48
	test_fr_fr	fr3,fr4
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr20,fr52,fr2
	test_fr_fr	fr2,fr52
	test_fr_fr	fr3,fr0
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0

	nfdsads      	fr8,fr28,fr2
	test_fr_fr	fr2,fr16
	test_fr_fr	fr2,fr20
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr12,fr24,fr2
	test_fr_fr	fr2,fr16
	test_fr_fr	fr2,fr20
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr24,fr12,fr2
	test_fr_fr	fr2,fr16
	test_fr_fr	fr2,fr20
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0
	nfdsads      	fr28,fr8,fr2
	test_fr_fr	fr2,fr16
	test_fr_fr	fr2,fr20
	test_fr_fr	fr3,fr32
	test_fr_fr	fr3,fr32
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0

	nfdsads      	fr36,fr40,fr2
	test_fr_fr	fr2,fr44
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0

	; try to cause exceptions
	set_fr_fr	fr4,fr49
	nfdsads      	fr48,fr28,fr2
;	test_fr_fr	fr2,fr44
;	test_fr_fr	fr3,fr44
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0

	set_fr_fr	fr0,fr53
	nfdsads      	fr52,fr28,fr2
;	test_fr_fr	fr2,fr44
;	test_fr_fr	fr3,fr44
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0

	nfdsads      	fr56,fr28,fr2
;	test_fr_fr	fr2,fr44
;	test_fr_fr	fr3,fr44
	test_spr_immed	0,fner1
	test_spr_immed	0,fner0

	nfdsads      	fr60,fr28,fr2
;	test_fr_fr	fr2,fr44
;	test_fr_fr	fr3,fr44
	test_spr_immed	0xc,fner1
	test_spr_immed	0,fner0

	pass