1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
|
# sh testcase for bld
# mach: all
# as(sh): -defsym sim_cpu=0
# as(shdsp): -defsym sim_cpu=1 -dsp
.include "testutils.inc"
.align 2
_x: .long 0xa5a5a5a5
_y: .long 0x55555555
start
bld_b_imm_disp12_reg:
set_grs_a5a5
mov.l x, r1
bld.b #0, @(0, r1)
bf8k mfail
bld.b #1, @(0, r1)
bt8k mfail
bld.b #2, @(0, r1)
bf8k mfail
bld.b #3, @(0, r1)
bt8k mfail
bld.b #4, @(0, r1)
bt8k mfail
bld.b #5, @(0, r1)
bf8k mfail
bld.b #6, @(0, r1)
bt8k mfail
bld.b #7, @(0, r1)
bf8k mfail
bld.b #0, @(1, r1)
bf8k mfail
bld.b #1, @(1, r1)
bt8k mfail
bld.b #2, @(1, r1)
bf8k mfail
bld.b #3, @(1, r1)
bt8k mfail
bld.b #4, @(1, r1)
bt8k mfail
bld.b #5, @(1, r1)
bf8k mfail
bld.b #6, @(1, r1)
bt8k mfail
bld.b #7, @(1, r1)
bf8k mfail
bld.b #0, @(2, r1)
bf8k mfail
bld.b #1, @(2, r1)
bt8k mfail
bld.b #2, @(2, r1)
bf8k mfail
bld.b #3, @(2, r1)
bt8k mfail
bld.b #4, @(2, r1)
bt8k mfail
bld.b #5, @(2, r1)
bf8k mfail
bld.b #6, @(2, r1)
bt8k mfail
bld.b #7, @(2, r1)
bf8k mfail
bld.b #0, @(3, r1)
bf8k mfail
bld.b #1, @(3, r1)
bt8k mfail
bld.b #2, @(3, r1)
bf8k mfail
bld.b #3, @(3, r1)
bt8k mfail
bld.b #4, @(3, r1)
bt8k mfail
bld.b #5, @(3, r1)
bf8k mfail
bld.b #6, @(3, r1)
bt8k mfail
bld.b #7, @(3, r1)
bf8k mfail
assertreg _x, r1
bld_imm_reg:
set_greg 0xa5a5a5a5, r1
bld #0, r1
bf8k mfail
bld #1, r1
bt8k mfail
bld #2, r1
bf8k mfail
bld #3, r1
bt8k mfail
bld #4, r1
bt8k mfail
bld #5, r1
bf8k mfail
bld #6, r1
bt8k mfail
bld #7, r1
bf8k mfail
test_grs_a5a5
pass
exit 0
.align 2
x: .long _x
y: .long _y
|
