blob: 66b50be39124181b0020da1fdc9a9d8c93407581 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
|
// testset instruction
//TESTSET is an atomic test-and-set.
//If the lock was not set prior to the TESTSET, cc is set, the lock bit is set,
//and this processor gets the lock. If the lock was set
//prior to the TESTSET, cc is cleared, the lock bit is still set,
//but the processor fails to acquire the lock.
# mach: bfin
.include "testutils.inc"
start
loadsym P0, datalabel;
R0 = 0;
CC = R0;
R0 = B [ P0 ] (Z);
DBGA ( R0.L , 0 );
TESTSET ( P0 );
R0 = CC;
DBGA ( R0.L , 1 );
R0 = B [ P0 ] (Z);
DBGA ( R0.L , 0x80 );
R0 = 0;
CC = R0;
TESTSET ( P0 );
R0 = CC;
DBGA ( R0.L , 0 );
R0 = B [ P0 ] (Z);
DBGA ( R0.L , 0x80 );
pass
.data
datalabel:
.dw 0
|
